



2115
8PL

PATENT
5500-68500/TT4418

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.: 10/061,671
Filed: February 1, 2002
Inventor:
Michael A. Filippo


Title: Apparatus and Method for
Selective Clock Control to
Reduce Power Consumption in
an Integrated Circuit

§ Examiner: Wang, Albert C.
§ Group/Art Unit: 2115
§ Atty. Dkt. No: 5500-68500
§
§
§
§
§
§
§
§
§
§

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date indicated below.

Robert C. Kowert

Name of Registered Representative



Signature

February 28, 2005

Date

**RESPONSE TO OFFICE ACTION OF
DECEMBER 27, 2004**

Mail Stop Amendment
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

This paper is submitted in response to the Office Action of December 27, 2004, to further highlight why the application is in condition for allowance.

Please amend the case as listed below.